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Abstract 
In this paper, the equation for the reactive and harmonic power compensation of a shunt Active Power Filter 
(APF) system has been derived by studying the power exchange mechanism and power tetrahedron phasor 
diagram. The switching dynamics of a VSI based 3-phase, 3-wire (3-leg /Half-Bridge) Shunt APF system with 
hysteresis band current control has been studied and verified by simulation. The relation between the design 
parameters and their effects on the active losses have also been identified. Detailed calculation and extensive 
simulation have been performed for a 3-phase, 3-wire shunt APF implemented in a 400VL-L
 
 distribution system, 
as an example, to study the effects of design parameter selection and their role in active power loss calculation. 
Simulated and calculated results are presented for the important design parameters for different switching 
frequencies together with their associated losses and kVA ratings. The procedure can be followed to design the 
parameters for other topologies, such as 3-phase, 4-wire or single-phase systems. 
1. Introduction 
Technological advancement in power generation from conventional and non-conventional sources, 
exploitation of renewable energy sources and their integration into supply networks and final 
utilization by highly sophisticated devices in the end users’ equipment has increased the awareness of 
the quality and reliability/security of the power supply. Minimization of harmonic currents, generated 
due to harmonic voltages in the supply side and the non-linear loads in the end user side, is also one of 
the most important and dominating components for power quality improvement. Though the concept 
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of harmonic current elimination by the magnetic flux compensation in a transformer core was 
introduced by H Sasaki in 1971 [1], the Shunt APF (APFsh
 
) was first demonstrated by Gyugyi and 
Strycula in 1976 [2]. After that, rapid progress in the development of modern power electronic 
devices and state-of-art electronics circuit technology has led to a greater concentration on the 
improvement of the active power filter. This includes series or shunt compensation or both at the 
utility point of common coupling (PCC) to overcome voltage or current distortions or deviations. The 
main purpose of these configurations is to improve the power quality in the network so that the other 
consumers will not be affected by the voltage or current disturbances. Otherwise, poor power factor, 
together with reactive and harmonic power losses will lead to higher costs for consumers [3,4]. 
To date, more than hundred research papers on shunt APF have been published in international 
journals and presented at conferences. Most of the papers surveyed are based on a specific control 
mechanism. Very few of them deal with the basic design configuration to select the appropriate 
design components for single/three phase, three or four wire power distribution system. The design 
configuration of these filters depends on the type of converter, topology, number of phases, 
interfacing inductor, DC link capacitor and switching frequency. Further details of these 
classifications can be found in [5-7]. Detailed discussion on classification is beyond the scope of this 
study. Whatever the converter types, topologies or number of phases, there are some basic and most 
important components/parameters that are needed to be properly designed to compensate unbalanced 
and non-linear loads. These are; 
i. DC link voltage 
ii. DC storage capacitor 
iii. Interfacing inductor 
iv. Hysteresis band 
v. Switching frequency of the inverter 
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A comprehensive study detailing the design procedure of an APF is not in place, where the critical 
design trade-offs can be analysed. The aim of this paper is to organize the overall design procedure 
for a VSI based APF system with hysteresis band current controller and to discuss the critical issues 
that should be taken into consideration while choosing the design components. As the switching 
mechanism plays a very important role in design/selection of the system parameters [8], the switching 
dynamics of the system have been analysed and studied here in detail. The switching frequency and 
the allowable maximum kVA rating also depend on the switching devices [7]. Hence the most popular 
IGBT has been chosen here as the switching device for application in the low voltage distribution 
level. Active power loss associated with the design parameters has also been analyzed as a rating 
requirement of the shunt APF unit. Therefore, based on the switching dynamics and power exchange 
mechanism, the relation among the different parameters such as switching frequency (𝑓𝑠𝑤), VSI 
output voltage (𝑣𝑠ℎ), voltage at PCC (𝑣𝑝𝑐𝑐), DC capacitor voltage (𝑉𝑑𝑐), compensating current (𝑖𝑠ℎ), 
hysteresis band (h), interfacing inductor (𝐿𝑠ℎ) and their effect on total power loss of the filter (𝑃𝑙𝑜𝑠𝑠) 
have been identified. A wide number of simulation studies have been performed to choose the best 
value of hysteresis band and the DC link reference voltage (𝑉𝑑𝑐𝑟𝑒𝑓). Again, as the hysteresis band is 
fixed, an APFsh (400VL-L) should have a maximum compensating capacity limit (with an appreciable 
high efficiency greater than 90%) within which it can operate to keep the THDIs
 
 at a minimum. 
This paper presents a step by step procedure of parameter selection for the design of an APF to 
compensate the harmonic current, generated by the load, with the following contributions; 
• Equations of the compensating reactive and harmonic power calculation for the shunt APF  
have been derived through the working principle, power exchange mechanism and power 
tetrahedron phasor diagram of the APF 
• Switching dynamics has been studied to determine the relations between the design 
parameters and switching frequency. Active power loss (due to the conduction and switching) 
has been associated with the design procedure for the selection of design parameters. 
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• Procedure for the derived equation, calculation of switching frequency and design parameters 
are generalized for single/three phase half/full-bridge system 
• The best choice of hysteresis band and the minimum value of 𝑉𝑑𝑐 are determined based on 
the extensive simulation results which are important for the selection of other design 
parameters 
 
The remainder of the paper has been organized as follows. The working principle, compensating 
power exchange mechanism and the power tetrahedron phasor diagram to derive the equations of 
reactive and harmonic power compensation for a 3-phase, 3-wire APF system is described in Section 
2. The switching mechanism has been studied in Section 3 which has been further extended in Section 
4 to derive the relation between the switching frequencies and design parameters. A design example 
of a shunt APF (400VL-L
 
) to achieve a maximum limit of compensating harmonic power and a wide 
range of selection parameters has been presented in Section 6. The step-by-step calculation procedure 
and the associated active loss limit of the compensator have also been described. As the switching 
frequency plays an important role in selecting the design parameters, a simulation study to verify the 
switching dynamics is presented in Section 7. 
2. Working principle 
Fig 1(a) shows a simple 3-phase 3-wire power system with APFsh. The purpose of a APFsh is to 
compensate the reactive and harmonic power of non-linear loads so that harmonics from the load 
current are not injected into the grid. Thus the THDIs is minimized and the grid current is kept in 
phase with the grid voltage. To achieve this, the power transfer from the APFsh
 
 to the PCC, as shown 
in Fig 1(b), is performed in a controlled manner so that 𝜃𝑝𝑐𝑐𝑖 = 𝜃𝑝𝑐𝑐𝑣 = 0.  
Therefore, the injected current of the APFsh
𝐼𝑠ℎ���� = 𝑉𝑠ℎ∠𝜃𝑠ℎ𝑣−𝑉𝑝𝑐𝑐𝑍𝑠ℎ∠𝜃𝑠ℎ𝑧           (1) 
 can be written as; 
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The voltage will be; 
𝑉𝑠ℎ���� = 𝑉𝑝𝑐𝑐 + 𝑍𝑠ℎ𝐼𝑠ℎ∠(𝜃𝑠ℎ𝑧 + 𝜃𝑠ℎ𝑖)        (2) 
Injected power at the PCC can be obtained as; 
𝑆𝑠ℎ = 𝑉𝑝𝑐𝑐𝐼𝑠ℎ∗���� = 𝑉𝑝𝑐𝑐(𝑉𝑠ℎ∠−𝜃𝑠ℎ𝑣−𝑉𝑝𝑐𝑐)𝑍𝑠ℎ∠−𝜃𝑠ℎ𝑧 =  𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ ∠(𝜃𝑠ℎ𝑧−𝜃𝑠ℎ𝑣) −  𝑉𝑝𝑐𝑐2𝑍𝑠ℎ (∠𝜃𝑠ℎ𝑧)  
= ��𝑉𝑝𝑐𝑐𝑉𝑠ℎ
𝑍𝑠ℎ
𝑐𝑜𝑠(𝜃𝑠ℎ𝑧−𝜃𝑠ℎ𝑣)� − 𝑉𝑝𝑐𝑐2𝑍𝑠ℎ 𝑐𝑜𝑠(𝜃𝑠ℎ𝑧)� + 𝑗 ��𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ 𝑠𝑖𝑛(𝜃𝑠ℎ𝑧−𝜃𝑠ℎ𝑣)� − 𝑉𝑝𝑐𝑐2𝑍𝑠ℎ 𝑠𝑖𝑛(𝜃𝑠ℎ𝑧)� 
= ��𝑉𝑝𝑐𝑐𝑉𝑠ℎ
𝑍𝑠ℎ
𝑐𝑜𝑠𝜃𝑠ℎ𝑣 −
𝑉𝑝𝑐𝑐
2
𝑍𝑠ℎ
� 𝑐𝑜𝑠𝜃𝑠ℎ𝑧 + 𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ 𝑠𝑖𝑛𝜃𝑠ℎ𝑣𝑠𝑖𝑛𝜃𝑠ℎ𝑧�
+ 𝑗 ��𝑉𝑝𝑐𝑐𝑉𝑠ℎ
𝑍𝑠ℎ
𝑐𝑜𝑠𝜃𝑠ℎ𝑣 −
𝑉𝑝𝑐𝑐
2
𝑍𝑠ℎ
� 𝑠𝑖𝑛𝜃𝑠ℎ𝑧 −
𝑉𝑝𝑐𝑐𝑉𝑠ℎ
𝑍𝑠ℎ
𝑠𝑖𝑛𝜃𝑠ℎ𝑣𝑐𝑜𝑠𝜃𝑠ℎ𝑧� 
𝑆𝑠ℎ = {𝐴𝑐𝑜𝑠𝜃𝑠ℎ𝑧 + 𝐵𝑠𝑖𝑛𝜃𝑠ℎ𝑧} + 𝑗{𝐴𝑠𝑖𝑛𝜃𝑠ℎ𝑧 − 𝐵𝑐𝑜𝑠𝜃𝑠ℎ𝑧}    (3) 
where, 𝑉𝑝𝑐𝑐𝑉𝑠ℎ
𝑍𝑠ℎ
𝑐𝑜𝑠𝜃𝑠ℎ𝑣 −
𝑉𝑝𝑐𝑐
2
𝑍𝑠ℎ
= 𝐴 𝑎𝑛𝑑 𝑉𝑝𝑐𝑐𝑉𝑠ℎ
𝑍𝑠ℎ
𝑠𝑖𝑛𝜃𝑠ℎ𝑣 = 𝐵     
Subsequently, this transferred power can be divided into its fundamental and harmonic components. 
The components can be given as; 
𝑆𝑠ℎ = 𝑃𝑠ℎ + 𝑗𝑄𝑠ℎ =  �𝑃𝑠ℎ𝑓 + 𝑃𝑠ℎ𝐻� + 𝑗�𝑄𝑠ℎ𝑓 + 𝑄𝑠ℎ𝐻� = �𝑃𝑠ℎ𝑓2 + 𝑄𝑠ℎ𝑓2 + 𝐻𝑠ℎ2     (4) 
 where, 𝐻𝑠ℎ = �𝑃𝑠ℎ𝐻2 + 𝑄𝑠ℎ𝐻2  
This can be reflected in the power tetrahedron diagram [9], as shown in Fig 1(c). Therefore, from (3 
and 4), putting the values of A and B, it can be written as; 
⎩
⎪
⎨
⎪
⎧𝑃𝑠ℎ𝑓 = �𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ 𝑐𝑜𝑠𝜃𝑠ℎ𝑣 − 𝑉𝑝𝑐𝑐2𝑍𝑠ℎ � 𝑐𝑜𝑠𝜃𝑠ℎ𝑧
𝑄𝑠ℎ𝑓 = �𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ 𝑐𝑜𝑠𝜃𝑠ℎ𝑣 − 𝑉𝑝𝑐𝑐2𝑍𝑠ℎ � 𝑠𝑖𝑛𝜃𝑠ℎ𝑧
𝐻𝑠ℎ = 𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ 𝑠𝑖𝑛𝜃𝑠ℎ𝑣                                
        (5) 
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Now, as ∠𝜃𝑠ℎ𝑣 is very small (𝑠𝑖𝑛𝜃𝑠ℎ𝑣 = 𝜃𝑠ℎ𝑣; 𝑐𝑜𝑠𝜃𝑠ℎ𝑣 = 1), then ∠𝜃𝑠ℎ𝑖 is approximately depends on 
∠𝜃𝑠ℎ𝑧, i.e. the injecting/compensating current depends on the type of impedance. If 𝑍𝑠ℎ is inductive, 
then ∠𝜃𝑠ℎ𝑧 = 900, therefore,  
⎩
⎪
⎨
⎪
⎧
𝑃𝑠ℎ𝑓 = 0                                        
𝑄𝑠ℎ𝑓 = 𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ − 𝑉𝑝𝑐𝑐2𝑍𝑠ℎ = 𝑉𝑝𝑐𝑐𝐼𝑠ℎ
𝐻𝑠ℎ = 𝑉𝑝𝑐𝑐𝑉𝑠ℎ𝑍𝑠ℎ 𝜃𝑠ℎ𝑣 =  𝑉𝑝𝑐𝑐𝐼𝑠ℎ           (6) 
This is the general equation (6) for the reactive and harmonic power compensation of a shunt APF 
system. It indicates that the active fundamental power (𝑃𝑠ℎ𝑓) transfer from the APFsh to the PCC is 
zero. The compensating reactive and harmonic power can be controlled by varying the amplitude of  
𝑉𝑠ℎ and 𝜃𝑠ℎ𝑣 (the phase difference between the voltage at VSI and PCC). From (6) it is also found that 
the APFsh can compensate the reactive power only when 𝑉𝑠ℎ > 𝑉𝑝𝑐𝑐. The maximum compensating 
capacity of the filter can also be found by solving  𝑑𝑄𝑠ℎ𝑓
𝑑𝑉𝑝𝑐𝑐
= 0. Therefore, the maximum reactive power 
compensation capacity of the 3-phase APFsh
𝑄𝑠ℎ𝑓−𝑚𝑎𝑥 = 3 𝑉𝑝𝑐𝑐−𝑚𝑎𝑥2 𝑍𝑠ℎ           (7) 
 will be; 
and it occurs when 𝑉𝑠ℎ = 2𝑉𝑝𝑐𝑐        (8) 
Similarly, the maximum harmonic compensation capacity of a 3-phase APFsh
𝐻𝑠ℎ−𝑚𝑎𝑥 = 3 𝑉𝑝𝑐𝑐−𝑚𝑎𝑥𝑉𝑠ℎ−𝑚𝑎𝑥𝑍𝑠ℎ  ; while  𝑠𝑖𝑛𝜃𝑠ℎ𝑣 = 1     (9)  
 can be obtained as; 
Therefore, (7) or (9) can be used to calculate the maximum reactive or harmonic compensation 
capacity of a 3-phase APFsh
The main VSI rating for the reactive and harmonic power compensation of the APF
. 
sh can be written 
as; 
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⎩
⎨
⎧𝑉𝑆𝐼𝑟𝑎𝑡𝑖𝑛𝑔−𝑞 = 𝑆𝑣𝑠𝑖−𝑞 = �𝑄𝑠ℎ𝑓2 + 𝑃𝑙𝑜𝑠𝑠2
𝑉𝑆𝐼𝑟𝑎𝑡𝑖𝑛𝑔−ℎ = 𝑆𝑣𝑠𝑖−ℎ = �𝐻𝑠ℎ2 + 𝑃𝑙𝑜𝑠𝑠2        (10) 
where Ploss is the total active power loss of the APFsh
 𝑃𝑙𝑜𝑠𝑠 = 3𝐼𝑠ℎ2 𝑅𝑠ℎ          (11) 
 during its compensation task which includes 
conduction loss of interfacing inductor, transformer (if any), VSI and switching loss of VSI. The 
value of conduction and switching losses of VSI mainly depends on the DC voltage source of the 
switches, current flow and energy transfer during the on-off condition and the switching frequency 
[10]. If the overall impedance of the APF system is considered as (𝑗𝜔𝐿𝑠ℎ + 𝑅𝑠ℎ), then the 𝑃𝑙𝑜𝑠𝑠 will 
be; 
where 𝐼𝑠ℎ is the rms value of the compensating current, 𝑅𝑠ℎ represents the conduction and switching 
losses per phase of the VSI and the isolation transformer (if any) [8].  
For circuit simplicity and to describe the compensating power exchange mechanism between the 
APFsh and grid PCC, a working diagram for phase A is shown in Fig 2(a), where 𝑆𝑤 represents the 
switch of the switching devices. When 𝑣𝑠ℎ >  𝑣𝑝𝑐𝑐, switch 𝑆𝑤1 conducts and a leading current flows 
from the APFsh to the PCC. In this case, the APFsh
�
𝑣𝑠ℎ − 𝑣𝑝𝑐𝑐 −  𝐿𝑠ℎ 𝑑𝑖𝑠ℎ𝑑𝑡 −  𝑅𝑠ℎ𝑖𝑠ℎ = 0 𝑓𝑜𝑟 𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑖𝑣𝑒
− 𝑣𝑠ℎ −  𝑣𝑝𝑐𝑐 −  𝐿𝑠ℎ 𝑑𝑖𝑠ℎ𝑑𝑡 −  𝑅𝑠ℎ𝑖𝑠ℎ = 0 𝑓𝑜𝑟 𝑖𝑛𝑑𝑢𝑐𝑡𝑖𝑣𝑒      (12) 
 operates in capacitive mode and a leading current 
is generated by the APF. Similarly, 𝑣𝑠ℎ <  𝑣𝑝𝑐𝑐 results in a lagging current in the conducting switch 
𝑆𝑤4. In that case, the APF operates in inductive mode. Both of the conditions can be represented as an 
Inverter and Rectifier mode of operation respectively if the VSI of the APF deals with active power 
exchange [11]. When 𝑣𝑠ℎ =  𝑣𝑝𝑐𝑐, no current flow occurs between the APF and PCC and hence the  
power exchange becomes zero. According to Kirchhoff’s voltage law, the basic equations for the 
capacitive and inductive mode can be derived as; 
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3. Switching dynamics 
Because of its simplicity of implementation, fast response, enhanced system stability and increased 
reliability [12, 13], a hysteresis band current controller is generally used to control the actual 
compensating current (𝑖𝑠ℎ) at the PCC by tracking the desired reference current. Fig 2(b) represents 
the switching dynamics for one phase of the APFsh
 
. It also shows how the compensating current (𝑖𝑠ℎ) 
tracks the reference current (𝑖𝑠ℎ𝑟𝑒𝑓) within the hysteresis band limit (h). For H-bridge single phase 
system, the detailed switching dynamics has been studied in [8]. Similar approach can be 
implemented here for single / three phase system and can be generalized with respect to 𝑉𝑠ℎ.  
The switching on and off time for 𝑆𝑤1 or 𝑆𝑤4 can be found from (12) and [8] as; 
�
𝑆𝑤1𝑜𝑛 = (2ℎ+ℎ𝑜𝑛)𝐿𝑠ℎ𝑣𝑠ℎ−𝑣𝑝𝑐𝑐−𝑖𝑠ℎ.𝑅𝑠ℎ 
𝑆𝑤1𝑜𝑓𝑓 = �2ℎ−ℎ𝑜𝑓𝑓�𝐿𝑠ℎ𝑣𝑠ℎ+𝑣𝑝𝑐𝑐+𝑖𝑠ℎ.𝑅𝑠ℎ         (13) 
where, ℎ𝑜𝑛 =  𝑖𝑠ℎ𝑟𝑒𝑓2 − 𝑖𝑠ℎ𝑟𝑒𝑓1 and  ℎ𝑜𝑓𝑓 =  𝑖𝑠ℎ𝑟𝑒𝑓3 − 𝑖𝑠ℎ𝑟𝑒𝑓2 
These (ℎ𝑜𝑛, ℎ𝑜𝑓𝑓) values are negligible for a smooth variation of reference current and it occurs when 
switching frequency is high or close to its maximum. During low/minimum switching frequencies the 
variation of reference current could be high and then it may be required to consider in case of 
minimum switching frequency calculation. The general equation for the switching frequency can be 
written as; 
𝑓𝑠𝑤 = 1𝑆1𝑜𝑛+𝑆1𝑜𝑓𝑓 =  1
�
(2ℎ+ℎ𝑜𝑛)𝐿𝑠ℎ
𝑣𝑠ℎ − 𝑣𝑝𝑐𝑐− 𝑖𝑠ℎ.𝑅𝑠ℎ� + � �2ℎ−ℎ𝑜𝑓𝑓�𝐿𝑠ℎ𝑣𝑠ℎ + 𝑣𝑝𝑐𝑐 + 𝑖𝑠ℎ.𝑅𝑠ℎ�     (14) 
 
4. Calculation of design parameters 
The following section will discuss the procedure for harmonic current compensation. A similar 
procedure can be followed for reactive current compensation. As the 𝑉𝑆𝐼𝑟𝑎𝑡𝑖𝑛𝑔−ℎ value is calculated 
from 𝐻𝑠ℎ and 𝑃𝑙𝑜𝑠𝑠 of the APFsh, (which depends on the 𝑉𝑠ℎ, 𝐼𝑠ℎ, 𝐿𝑠ℎ and 𝑓𝑠𝑤) to compensate specific 
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harmonics, the maximum limit of these values should be considered to determine the maximum 
acceptable 𝑃𝑙𝑜𝑠𝑠 as well as 𝑉𝑆𝐼𝑟𝑎𝑡𝑖𝑛𝑔−ℎ. Again, from the study of switching dynamics it is found that 
the switching frequency is very much dependent on the 𝑉𝑝𝑐𝑐, 𝑉𝑠ℎ, 𝑖𝑠ℎ, 𝐿𝑠ℎ and h. Therefore, the proper 
value and selection procedure of these parameters are very important to determine the capacity of the 
APFsh
 Switching frequencies (f
 to perform its required tasks. Based on the working principle, power flow and switching 
dynamics study, the following steps describe the procedure and criteria for the selection of design 
parameters. 
sw
Considering that ℎ𝑜𝑛 and ℎ𝑜𝑓𝑓 are negligible for smooth varying reference current and high frequency 
conditions, the switching frequency (14) can be simplified as; 
𝑓𝑠𝑤 =  𝑣𝑠ℎ2 − �𝑣𝑝𝑐𝑐 + 𝑖𝑠ℎ .𝑅𝑠ℎ�24ℎ𝐿𝑠ℎ .𝑣𝑠ℎ  
) 
      =  𝑣𝑠ℎ
4ℎ𝐿𝑠ℎ
�1 − �𝑉𝑝𝑐𝑐−𝑚𝑎𝑥
𝑣𝑠ℎ
�sin𝑤𝑡 + 𝑖𝑠ℎ𝑅𝑠ℎ
𝑉𝑝𝑐𝑐−𝑚𝑎𝑥
��
2
�       (15) 
where, 𝑣𝑝𝑐𝑐 =  𝑉𝑝𝑐𝑐−𝑚𝑎𝑥 sin𝑤𝑡. The solution of this equation to derive the maximum (𝑓𝑠𝑤𝑚𝑎𝑥), 
minimum (𝑓𝑠𝑤𝑚𝑖𝑛) and zero-crossing (𝑓𝑠𝑤𝑧𝑒𝑟𝑜) switching frequencies has been explained in [8] and 
can be found as; 
𝑓𝑠𝑤𝑚𝑎𝑥 =  𝑣𝑠ℎ4ℎ𝐿𝑠ℎ           (16) 
𝑓𝑠𝑤𝑧𝑒𝑟𝑜 =  𝑓𝑠𝑤,𝑚𝑎𝑥 �1 − �𝑖𝑠ℎ𝑅𝑠ℎ𝑣𝑠ℎ �2�        (17) 
𝑓𝑠𝑤𝑚𝑖𝑛1 =  𝑓𝑠𝑤,𝑚𝑎𝑥 �1 − �𝑉𝑝𝑐𝑐−𝑚𝑎𝑥𝑣𝑠ℎ �1 + 𝑖𝑠ℎ𝑅𝑠ℎ𝑉𝑝𝑐𝑐−𝑚𝑎𝑥��2�      (18) 
𝑓𝑠𝑤𝑚𝑖𝑛2 =  𝑓𝑠𝑤,𝑚𝑎𝑥 �1 − �𝑉𝑝𝑐𝑐−𝑚𝑎𝑥𝑣𝑠ℎ �1 − 𝑖𝑠ℎ𝑅𝑠ℎ𝑉𝑝𝑐𝑐−𝑚𝑎𝑥��2�      (19) 
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Over a complete cycle, the switching frequency (𝑓𝑠𝑤) and compensating current (𝑖𝑠ℎ) also vary. The 
maximum compensating current can be found where (𝑣𝑠ℎ − 𝑣𝑝𝑐𝑐) is maximum and this can be 
explained from (1) and Fig 2(a). That is, when 𝑣𝑝𝑐𝑐  is near to 0 (zero), 𝑖𝑠ℎ should be maximum. 
Therefore, it is clear that the maximum switching frequency, 𝑓𝑠𝑤𝑚𝑎𝑥  should occur at or near the zero 
crossing condition (depending on the reactive and harmonic components of the load current). Also, at 
this point, ℎ𝑜𝑛  and ℎ𝑜𝑓𝑓  both are negligible compared to 2h.  Equation (16) should then be modified 
as; 
𝑓𝑠𝑤𝑚𝑎𝑥 =  𝑣𝑠ℎ(0)4ℎ𝐿𝑠ℎ           (20) 
where 𝑣𝑠ℎ(0) represents the value of 𝑣𝑠ℎ at or near the zero crossing condition. Similarly 𝑖𝑠ℎ should 
be minimum where (𝑣𝑠ℎ − 𝑣𝑝𝑐𝑐) is minimum. Here, the switching frequency will also be minimum. 
At that condition, the values ℎ𝑜𝑛  and ℎ𝑜𝑓𝑓 should be comparable to 2h and will have an effect on 
calculating the minimum switching frequency, 𝑓𝑠𝑤𝑚𝑖𝑛. Therefore, equations (18) and (19) may not 
give the accurate result and hence the general equation (15) should be used to calculate the other 
switching frequencies. 
The relation between the 𝑉𝑑𝑐 and 𝑣𝑠ℎ for single and three phase VSI can simply be obtained from 
[12], as shown in Fig 3. Therefore, (20) can be used to calculate the 𝑓𝑠𝑤𝑚𝑎𝑥 for single or three phase 
system. Thus it can be written as; 
𝑓𝑠𝑤𝑚𝑎𝑥 =  
⎩
⎪
⎨
⎪
⎧
𝑉𝑑𝑐
8ℎ𝐿𝑠ℎ
 𝑓𝑜𝑟 1 − 𝑝ℎ𝑎𝑠𝑒,𝐻𝑎𝑙𝑓 − 𝐵𝑟𝑖𝑑𝑔𝑒 (𝐻𝐵) 𝑠𝑦𝑠𝑡𝑒𝑚              
𝑉𝑑𝑐
4ℎ𝐿𝑠ℎ
 𝑓𝑜𝑟 1 𝑜𝑟 3 − 𝑝ℎ𝑎𝑠𝑒,𝐹𝑢𝑙𝑙 − 𝐵𝑟𝑖𝑑𝑔𝑒 (𝐹𝐵) 𝑠𝑦𝑠𝑡𝑒𝑚      
𝑉𝑑𝑐
12ℎ𝐿𝑠ℎ
 𝑓𝑜𝑟 3 − 𝑝ℎ𝑎𝑠𝑒,𝐻𝑎𝑙𝑓 − 𝐵𝑟𝑖𝑑𝑔𝑒 (𝐻𝐵) 𝑠𝑦𝑠𝑡𝑒𝑚               (21)  
Interfacing inductor (𝐿𝑠ℎ) 
The derived methods in [14-17] for calculating the value of 𝐿𝑠ℎ are mainly based on a fixed frequency 
PWM converter with an assumption that the ripple current attenuation or peak compensation current 
and the maximum harmonic voltage also are known. The value of 𝐿𝑠ℎ can also be calculated from (6) 
where the value of 𝐻𝑠ℎ, 𝑉𝑠ℎ and 𝐼𝑠ℎ should be pre-determined. 
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𝐿𝑠ℎ =  𝑉𝑝𝑐𝑐𝜔𝐻𝑠ℎ 𝑉𝑠ℎ              (22) 
In the case of a hysteresis band current controller, this value of 𝐿𝑠ℎ can easily be calculated from (20), 
once the values of 𝑓𝑠𝑤𝑚𝑎𝑥 and hysteresis band (h) are set. As the switching devices, typically, have a 
limit for the maximum switching frequency and therefore the value of 𝐿𝑠ℎ also should have a 
minimum value which is acceptable for the compensating devices. It is found that the 𝑓𝑠𝑤𝑚𝑎𝑥 of IGBT 
is around 20kHz. The minimum value of 𝐿𝑠ℎ then should be; 
𝐿𝑠ℎ𝑚𝑖𝑛 =  𝑣𝑠ℎ(0)4ℎ𝑓𝑠𝑤𝑚𝑎𝑥(𝐼𝐺𝐵𝑇)         (23) 
Once the value of 𝑉𝑠ℎ R and 𝑓𝑠𝑤𝑚𝑎𝑥 are fixed, the limit of 𝐿𝑠ℎ𝑚𝑖𝑛 for a specified APFsh
Hysteresis band (h) 
 can be 
determined by lowering the value of h within the acceptable range. 
From (16), it is clear that the selection of hysteresis band is very important for selecting the switching 
frequency and there should be a typical range of h to keep the 𝑇𝐻𝐷𝐼𝑝𝑐𝑐 within 5% as specified by 
IEEE. This can be found as; 
ℎ =  𝑘. 𝐼𝑠ℎ𝑚𝑎𝑥          (24) 
where, 𝑘 = 0.05 ~ 0.15. Although there are several advantages associated with hysteresis band 
controllers as mentioned earlier, the only disadvantage is the varying switching frequency with the 
system voltage. This can be overcome by fixing the switching frequency with a modified or variable 
hysteresis controller [18, 19] but then the complexity in the system control may increase. 
DC link voltage (𝑉𝑑𝑐) 
The purposes of the DC link capacitor (𝐶𝑑𝑐) are - i) to maintain the 𝑉𝑑𝑐 with minimal ripple in steady-
state, ii) to serve as an energy storage element to supply the reactive/harmonic power of the load  and 
iii) to supply the real power difference between the load and source during the transient period. 
Therefore, the size of the 𝐶𝑑𝑐 should be selected, and the controller should be designed in such a way, 
that the APFsh can compensate the real power difference for a short transient period (typically a 
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number of msec.) after which the controller should be able to adjust the reference current. Thus the 
𝑉𝑑𝑐 can be maintained at a reference value.  
Depending on the topology, different methods or approaches have been presented in [14–18] to 
develop the relation between 𝑉𝑝𝑐𝑐, 𝑉𝑠ℎ and 𝑉𝑑𝑐. For a 3-ph, 3-leg system, considering the amplitude 
modulation factor, ma
𝑉𝑑𝑐 > √3.𝑉𝑝𝑐𝑐−𝑚𝑎𝑥          (25) 
=1, the minimum value of 𝑉𝑑𝑐 should be at least equal to 2𝑉𝑝𝑐𝑐−𝑚𝑎𝑥 [14], or 2√2.𝑉𝑠ℎ [15-17], or greater then √3.𝑉𝑠ℎ𝑚𝑎𝑥 [18]. Based on this information, the minimum value of 
𝑉𝑑𝑐 can be derived as; 
Although the higher 𝑉𝑑𝑐 does not have much impact of 𝑇𝐻𝐷𝐼𝑝𝑐𝑐, it can increase the 𝑇𝐻𝐷𝑉𝑝𝑐𝑐 and thus 
degrade the quality of the source voltage [20]. Therefore, lowering the difference between 𝑉𝑝𝑐𝑐 and 
𝑉𝑠ℎ will improve the system performance and stability of the voltage at PCC. 
DC link capacitor (Cdc
As an energy storage element, the DC link capacitor should be capable of performing all the functions 
described in the DC link voltage section. And in general, the energy handling capacity determines the 
size of the capacitor. The basic equation can be written as; 
) 
𝐶𝑑𝑐 = 2.𝑆.𝑛.𝑇𝑉𝑑𝑐𝑚𝑎𝑥2  −  𝑉𝑑𝑐𝑚𝑖𝑛2 =  2.𝑆.𝑛.𝑇{(1+𝑧)𝑉𝑑𝑐}2 − {(1−𝑧)𝑉𝑑𝑐}2  =  𝑆.𝑛.𝑇2.𝑧.𝑉𝑑𝑐2        (26) 
where S is the power required to be compensated during the steady state condition or the transient 
condition to fulfil the functions described in the DC link voltage section. T is the required time period 
for one complete cycle, n is the number of cycles for energy transfer and z is the percentage of 𝑉𝑑𝑐 to 
replace the 𝑉𝑑𝑐𝑚𝑎𝑥 and 𝑉𝑑𝑐𝑚𝑖𝑛 R,
 
 the maximum and minimum allowable 𝑉𝑑𝑐 respectively to perform the 
specific task. For a specific system, it is better to consider the higher value of 𝐶𝑑𝑐 so that it can handle 
all of the above conditions. It also helps to get a better transient response and lower the steady-state 
ripple. 
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5. Selection of design parameters for a 3-ph, 3-wire APF
This section deals with some simulation study and calculation for the proper selection of design 
parameters. As an example, the initial target of maximum harmonic compensating current, 𝐼𝑠ℎ𝑚𝑎𝑥 R,
sh 
 
has been set at 100A which requires an APFsh of 48.8 kVA rated capacity (𝐻𝑠ℎ) in a 400V(L-L) 
distribution system. Again the rating of the VSI, 𝑆𝑣𝑠𝑖−ℎ of the compensator depends on the 𝐻𝑠ℎ and 
𝑃𝑙𝑜𝑠𝑠 which are associated with the 𝑉𝑠ℎ, 𝐼𝑠ℎ and 𝑅𝑠ℎ in (6) and (11). These are also related to the rating 
of the switching device and other design parameters including 𝑓𝑠𝑤, h and 𝑉𝑑𝑐, in (17 - 25). Therefore a 
wide range of values of  these parameters has  been chosen to calculate the 𝑃𝑙𝑜𝑠𝑠 and 𝑆𝑣𝑠𝑖−ℎ and to 
perform the simulation study to observe the performance of the selected appropriate design 
components. The connection topology and switching configuration of a 3-ph, 3-wire APFsh
Fig 4(b) shows how the actual VSI rating (𝑆𝑣𝑠𝑖−ℎ) increases with the value of 𝑅𝑠ℎ for a specific 
𝐼𝑠ℎ𝑚𝑎𝑥. The actual compensating power of the APF
 together 
with the chosen parameters range is shown in Fig 4(a). 
sh
The corresponding active power loss 𝑃𝑙𝑜𝑠𝑠 as a ratio (%) of (𝑃𝑙𝑜𝑠𝑠 / 𝑆𝑣𝑠𝑖−ℎ)  for the unit is shown in 
Fig 4(c). For 𝑅𝑠ℎ = 0.3 Ω, the actual 𝑃𝑙𝑜𝑠𝑠 is 4.5 kW, calculated from (11). In terms of ratio it is 
around 9.2% of the VSI rating which is reflected as point A in Fig 4(c). Point B in Fig 4(c) shows the 
corresponding ratio for the point B in Fig 4(c), which is around 52%. Therefore it would be better to 
lower the 𝑅𝑠ℎ value. Considering the ratio of 10% as a loss, it can be calculated that a value of 𝑅𝑠ℎ up 
to 0.4 Ω would be an acceptable selection for a 49kVA (𝐼𝑠ℎ𝑚𝑎𝑥 = 100A) compensator. The shaded 
part of the Fig 4(c) also reflects the possible limits of 𝐼𝑠ℎ𝑚𝑎𝑥 for possible 𝑅𝑠ℎ values that can be 
considered between 10% ratio and 1Ω. 
, 𝐻𝑠ℎ can be calculated from (6) and in the Fig 
7(a) it is represented when  𝑅𝑠ℎ is zero. Though 𝑅𝑠ℎ is related with the design parameters, in some 
research articles the value of 𝑅𝑠ℎ was considered to be between 0 and 2Ω [16, 21 - 27].  For example, 
to compensate 48.8 kVA of 𝐻𝑙𝑜𝑎𝑑, the required 𝑆𝑣𝑠𝑖−ℎ will be 49.0 kVA, if a value of 0.3 Ω for 𝑅𝑠ℎ is 
used as shown in Fig 4(b) (point A). The VSI rating will be increased upto 57.7 kVA, if 𝑅𝑠ℎ is 
assumed to be 2Ω. This is shown as point B in Fig 4(b).  
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Again from the switching dynamics study (14-16), it is found that the 𝑓𝑠𝑤 depends on the system 
parameters such as 𝑉𝑠ℎ or 𝑉𝑑𝑐, h, 𝐿𝑠ℎ, 𝑉𝑝𝑐𝑐, 𝐼𝑠ℎ and 𝑅𝑠ℎ. Practically, the maximum switching 
frequency, 𝑓𝑠𝑤𝑚𝑎𝑥 depends on the type of power switching devices. Generally, IGBT switches are 
preferred in most of the power electronics devices at distribution level due to their fast switching 
speed, low switching power losses and high power handling capability. With these above stated 
constraints, the initial limit for some of the parameters was fixed to design a shunt APF which has 
been given in Table 1. The remainder of the component selection has been carried out based on these 
parameters. 
Table 1- Initial maximum limit for some of the design parameters 
Parameters Value (Initial Maximum Limit) 
𝑯𝒍𝒐𝒂𝒅 49kVA 
𝑽𝒑𝒄𝒄 (𝑳−𝑳) 400V 
𝑰𝒔𝒉𝒎𝒂𝒙 100A 
𝒇𝒔𝒘𝒎𝒂𝒙 20kHz 
𝑹𝒔𝒉 1Ω 
𝑷𝒍𝒐𝒔𝒔 10% 
 
A series of simulation studies and other calculations have been performed based on the design 
procedure, as shown in Fig 8, to select the best values of h and Vdc which are further required to set 
the value of 𝐿𝑠ℎ and to determine the limit of 𝐼𝑠ℎ and 𝐻𝑠ℎ and 𝑆𝑣𝑠𝑖−ℎ to operate the APFsh
 
 within its 
loss limit or with maximum efficiency. Critical design decisions are then verified against the derived 
procedure in the previous section and described in the following section. 
Selection of hysteresis band, h 
Within the 𝑓𝑠𝑤𝑚𝑎𝑥 and 𝑃𝑙𝑜𝑠𝑠 limit, some simulation studies have been performed for different values 
of compensating current (𝐼𝑠ℎ), interfacing inductor (𝐿𝑠ℎ), ratio of 𝑉𝑑𝑐/𝑉𝑝𝑐𝑐𝑚𝑎𝑥 (m) and hysteresis band 
(h) to select the appropriate band limit and to obtain the best 𝑇𝐻𝐷𝐼𝑠 or 𝑇𝐻𝐷𝐼𝑝𝑐𝑐 within the IEEE 
standard limit. Fig 5(a) shows the result of these simulation studies in terms of 𝑇𝐻𝐷𝐼𝑠 (%) vs h (% of 
𝐼𝑠ℎ𝑚𝑎𝑥) which reflects the limits of h that has been considered in (24). It is found that for a precise 
calculation and to obtain the best performance of a APFsh, h should be selected as between 5% to 10 
% of 𝐼𝑠ℎ𝑚𝑎𝑥. 
15 
 
 
Limit on the 𝐼𝑠ℎ𝑚𝑎𝑥 
The relation between 𝑓𝑠𝑤𝑚𝑎𝑥 and 𝐼𝑠ℎ𝑚𝑎𝑥 can be derived, from (21) and (24), as follow; 
𝑓𝑠𝑤𝑚𝑎𝑥 =  𝑉𝑑𝑐12𝑘𝐼𝑠ℎ𝑚𝑎𝑥𝐿𝑠ℎ           (27) 
It shows that for a constant value of 𝐼𝑠ℎ𝑚𝑎𝑥, the maximum switching frequency, 𝑓𝑠𝑤𝑚𝑎𝑥, increases 
with the decrease of 𝐿𝑠ℎ. Again the size limit of 𝐿𝑠ℎ can be increased with the increase of m 
(𝑉𝑑𝑐/𝑉𝑝𝑐𝑐𝑚𝑎𝑥) and 𝐼𝑠ℎ𝑚𝑎𝑥.  
For a fixed value of 𝐿𝑠ℎ and 𝑓𝑠𝑤𝑚𝑎𝑥, the limit of 𝐼𝑠ℎ𝑚𝑎𝑥 can also be increased by reducing h. Fig 5(b) 
shows how the switching frequency increases with the decrease of 𝐿𝑠ℎ and increase of m. For 𝐼𝑠ℎ𝑚𝑎𝑥 
= 10A, a minimum 2mH of 𝐿𝑠ℎ should be used with h = 10% of 𝐼𝑠ℎ𝑚𝑎𝑥 and m = 1.4 to keep the 
𝑓𝑠𝑤𝑚𝑎𝑥 within the IGBT switching limit (20kHz), shown in point A. Within this 20kHz, the limit of 
𝐼𝑠ℎ𝑚𝑎𝑥 can also be increased up to 40A (as shown in the shaded part of Fig 5(b) by reducing the 𝐿𝑠ℎ 
to 1mH, at point B) or up to 200A (at point C, as shown in the shaded part of Fig 5(c) by reducing the 
𝐿𝑠ℎ to 0.5mH,  h = 5% and increasing m to 3.6). But in these cases (B and C), there will be a high 
level of power loss in the VSI unit and the voltage THD at PCC will also increase due to the higher 
𝑉𝑑𝑐 (high m) [20].  Therefore, after fixing 𝑓𝑠𝑤𝑚𝑎𝑥 (20kHz) and h (10%), the 𝐼𝑠ℎ𝑚𝑎𝑥 has been 
calculated for different 𝐿𝑠ℎ and m values which are given in Table 2. 
 
Table 2 - Values of Ishmax and Lsh for different Vdc condition at fswmax
f
 = 20kHz 
sw m = 20K 
h =10% 1.6 1.8 2 2.4 2.8 3.2 3.6 4 
Lsh 𝐼𝑠ℎ𝑚𝑎𝑥  (mH) 
0.1 216.8 244.0 271.1 325.3 379.5 433.7 487.9 542.1 
0.5 43.4 48.8 54.2 65.1 75.9 86.7 97.6 108.4 
1 21.7 24.4 27.1 32.5 37.9 43.4 48.8 54.2 
2 10.8 12.2 13.6 16.3 19.0 21.7 24.4 27.1 
4 5.4 6.1 6.8 8.1 9.5 10.8 12.2 13.6 
6 3.6 4.1 4.5 5.4 6.3 7.2 8.1 9.0 
8 2.7 3.0 3.4 4.1 4.7 5.4 6.1 6.8 
10 2.2 2.4 2.7 3.3 3.8 4.3 4.9 5.4 
12 1.8 2.0 2.3 2.7 3.2 3.6 4.1 4.5 
 
16 
 
 
Selection of  𝑉𝑑𝑐 
A number of simulation studies were performed for various values of  𝐼𝑠ℎ𝑚𝑎𝑥, 𝑓𝑠𝑤𝑚𝑎𝑥, h and 𝐿𝑠ℎ  to 
observe the THDIs with respect to 𝑉𝑑𝑐. It is found from Fig 6(a and b) that the m value should be at 
least 1.7 (𝑉𝑑𝑐𝑚𝑖𝑛 = 1.7𝑉𝑝𝑐𝑐𝑚𝑎𝑥 ) to obtain a THDIs within the IEEE limit, as shown in the shaded area. 
This also validates the relation between 𝑉𝑑𝑐 and 𝑉𝑝𝑐𝑐𝑚𝑎𝑥 as given in (25). For higher 𝑉𝑑𝑐, THDIs
Fig 7(a) shows how the 𝑃𝑙𝑜𝑠𝑠 increases (point A, B and C) with the decrease of 𝑓𝑠𝑤𝑚𝑎𝑥 while other 
parameters are fixed. This also shows the loss increases with the increase of m. Therefore it is better 
to chose a lower value of m. Corresponding design parameter values for the points A, B and C are also 
given in Table 3. 
 is 
also found to be within the limit, shown in Fig 6(c) but it then can degrade the quality of voltage at the 
PCC. Therefore it is preferable to consider the value of m close to its lower limit. It will also help to 
reduce the value of 𝑅𝑠ℎ  by reducing the 𝐿𝑠ℎ. 
Once the values of m, 𝑓𝑠𝑤𝑚𝑎𝑥 and h are fixed, 𝐼𝑠ℎ𝑚𝑎𝑥 can be calculated for different 𝐿𝑠ℎ. Lower the 
value of 𝐿𝑠ℎ will help to reduce the 𝑅𝑠ℎ. The value of 𝑅𝑠ℎ is set from Fig 4(b,c) for a fixed value of 
𝑆𝑣𝑠𝑖−ℎ and 𝑃𝑙𝑜𝑠𝑠 within the limit. It is difficult to calculate the switching loss. Therefore, the resistance 
value (act as a loss emulator) should be low, as it is responsible for conduction loss (transformer + 
inductor). Table 4 shows the possible limit of compensating current (𝐼𝑠ℎ𝑚𝑎𝑥) and harmonic power 
(𝐻𝑠ℎ𝑚𝑎𝑥) for the corresponding 𝐿𝑠ℎ while 𝑓𝑠𝑤𝑚𝑎𝑥 = 20kHz, 𝑚 = 2.0;  ℎ = 10%. The ratio of active 
power loss (𝑃𝑙𝑜𝑠𝑠) to the rating of the VSI (𝑆𝑣𝑠𝑖−ℎ) for different values of 𝑅𝑠ℎare also shown in the table 
which helps to select the appropriate parameters for the design of the shunt APF compensator. As an 
example, (while 𝑓𝑠𝑤𝑚𝑎𝑥 = 20kHz, 𝑚 = 2.0;  ℎ = 10%), a 0.5mH of interfacing inductor (𝐿𝑠ℎ) can be 
used to compensate upto 90A of 𝐼𝑠ℎ𝑚𝑎𝑥 for which the required capacity of the APF (𝐻𝑠ℎ) is 44 kVA. 
But then the rating of the VSI and the active power loss depend on the 𝑅𝑠ℎ. To keep the loss within 
10%, the value of 𝑅𝑠ℎ should not be more than 0.4Ω. 
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Selection of 𝐶𝑑𝑐 
From the general equation (26) it is found that the value of 𝐶𝑑𝑐 depends on the purposes of the DC 
link capacitor, the required level of power (S) to be compensated/transferred, the number of cycles (n) 
and the allowable change of 𝑉𝑑𝑐 (z). Once the value of 𝑉𝑑𝑐 (or m) and the number n are fixed, 𝐶𝑑𝑐 
only depends on S and z. Fig 7(b) shows the relation between z and S with respect to 𝐶𝑑𝑐. For 
example, if a compensator is allowed to transfer 20kVA of load power during the transient condition 
and the task is completed within a half cycle (n = 0.5) with an allowable change in 𝑉𝑑𝑐 of 10%, then 
the required capacity of 𝐶𝑑𝑐 will be around 3000µF for m = 1.8, point A, which is further reduced to 
2500µF for m = 2. 
Table 3 - Parameter values corresponding to the points shown in Fig 12 
𝑅𝑠ℎ = 1Ω;𝑚 = 2.0; 𝐿𝑠ℎ = 2𝑚𝐻; ℎ = 10% 𝑃𝑙𝑜𝑠𝑠
𝑆𝑣𝑠𝑖−ℎ
 (%) Point 𝑓𝑠𝑤 (𝑘𝐻𝑧) 𝐼𝑠ℎ𝑚𝑎𝑥  (𝐴) 
A 20 14 4 
B 16 17 5 
C 12 23 7 
 
Table 4 - Possible limit of 𝐼𝑠ℎ𝑚𝑎𝑥 , 𝐻𝑠ℎ𝑚𝑎𝑥 and 𝐿𝑠ℎ with the 
𝑃𝑙𝑜𝑠𝑠
𝑆𝑣𝑠𝑖−ℎ
 (%) for different values of 𝑅𝑠ℎ 
𝑓𝑠𝑤 = 20 𝑘𝐻𝑧;  𝑚 = 2.0;  ℎ = 10% 𝑅𝑠ℎ (Ω) 
1.0 0.8 0.6 0.4 0.2 0.1 
𝐿𝑠ℎ  
(mH) 
𝐼𝑠ℎ𝑚𝑎𝑥 
(A) 
𝐻𝑠ℎ 
(kVA) 
𝑃𝑙𝑜𝑠𝑠
𝑆𝑣𝑠𝑖−ℎ
 (%) 
0.1 451 220 58.1 46.5 34.9 23.2 11.6 5.8 
0.5 90 44 21.7 17.4 13.0 8.7 4.3 2.2 
1 45 22 12.2 9.7 7.3 4.9 2.4 1.2 
2 23 11 6.5 5.2 3.9 2.6 1.3 0.6 
4 11 6 3.4 2.7 2.0 1.3 0.7 0.3 
6 8 4 2.3 1.8 1.4 0.9 0.5 0.2 
8 6 3 1.7 1.4 1.0 0.7 0.3 0.2 
10 5 2 1.4 1.1 0.8 0.5 0.3 0.1 
 
6. Verification of switching dynamics and frequencies 
As discussed, the design parameters of the APFsh are related to the switching frequency, 𝑓𝑠𝑤 as well 
as the hysteresis band, h and 𝑉𝑑𝑐. The switching mechanism has been studied and verified with the 
derived equations in the previous Section. Table 5 shows the design parameters for a specific 
compensator that has been chosen to investigate the switching dynamics and to determine the 
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switching frequency. Fig 8(a) shows the 𝑉𝑝𝑐𝑐, 𝑉𝑠ℎ, 𝐼𝑠, 𝐼𝑠ℎ, 𝐼𝑙𝑜𝑎𝑑 and 𝑆𝑤1 for phase A when the shunt 
APFsh
Similarly 𝑓𝑠𝑤𝑚𝑖𝑛1 occurs where 𝐼𝑠ℎ is close to zero, shown in Fig 8(c). At this point, 𝑉𝑝𝑐𝑐 goes to its 
positive peak and 𝑉𝑠ℎ = 2/3 of 𝑉𝑑𝑐. ℎ𝑜ℎ can be calculated as 0.77A and ℎ𝑜𝑓𝑓 is 0.64 (from 13). Putting 
these values in (16), the 𝑓𝑠𝑤𝑚𝑖𝑛1 is calculated as 10.7kHz whereas neglecting the values of ℎ𝑜𝑛 and 
ℎ𝑜𝑓𝑓 in the calculation gives a value of 12.1kHz. This makes a significant difference in the actual 
simulated 𝑓𝑠𝑤𝑚𝑖𝑛 condition, though it does not have any impact on selection the design parameters. 
 is operating. It is clear that the 𝑓𝑠𝑤𝑚𝑎𝑥 occurs near the zero crossing condition where 𝑉𝑝𝑐𝑐 is 
close to zero and 𝑉𝑠ℎ is 1/3 of 𝑉𝑑𝑐. The variation of 𝐼𝑠ℎ𝑟𝑒𝑓 during one on-and-off time period (ℎ𝑜𝑛 and 
ℎ𝑜𝑓𝑓) of gate 𝑆𝑤1 is also negligible compared to 2h (in Fig 2). Otherwise, the effect of these values on 
the calculation of 𝑓𝑠𝑤𝑚𝑎𝑥 is negligible. Fig 8(b) shows that the system has been designed for 𝑓𝑠𝑤𝑚𝑎𝑥 = 
15kHz which can simply be calculated using (16) and by neglecting ℎ𝑜𝑛 and ℎ𝑜𝑓𝑓. If the values are 
compared with that in (20), 𝑓𝑠𝑤𝑚𝑎𝑥  is found to be the same. 
Table 5 - Design parameters of a Shunt APF for the verification study of switching frequencies 
Component Parameters Values 
Supply Voltage 230 Vrms, 50 
Hz 
DC link Voltage 600 V 
DC storage Capacitor 2200 µF 
Interface Inductor 1.666 mH, 1Ω 
Hysteresis band (h) 2 Amp 
Maximum Compensating Shunt Current 30 Amp 
 
7. Conclusion 
Equations for reactive and harmonic power compensation have been derived for a shunt APF system 
by analyzing the power exchange mechanism and power tetrahedron phasor diagram. Switching 
dynamics has been studied to develop the relation between the design parameters and the switching 
frequencies. This is also verified by simulation. Active power loss is also co-related with the selection 
of design parameters and maximum switching frequency. A design parameter selection procedure 
with an example has been described here by initially setting a maximum switching frequency and loss 
limit. The best choice of hysteresis band and the minimum value of DC link voltage are set by 
carrying out extensive simulation to maintain the source current THD within the IEEE limit. Variation 
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of these parameters to design the other components and associated losses are also calculated. A Shunt 
APF system with a wide range of design parameters has been simulated and the results are shown to 
compare the design parameters with their associated power losses and the required kVA rating. This 
procedure can be generalized to design the parameters for other topologies of APFsh
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(a)       (b) 
 
(c) 
Fig 1- (a) A 3-phase 3-wire power system with APFsh; (b) Power transfer from APFsh to the PCC; (c) 
Power tetrahedron diagram for APF
  
sh 
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(a) 
 
(b) 
Fig 2 - (a) Compensating power exchange between the Grid and shunt APF and the phase leg 
representation for Phase A; (b) Switching dynamics of a hysteresis based current controller 
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Fig 3 - a) Switching configuration of VSI and output waveform for (a,b) 1-phase, HB; (c,d) 1 or 3-
phase, FB and (e,f) 3-phase HB 
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(a) 
  
(b)       (c) 
 
(d) 
Fig 4 - (a) A 3-ph, 3-wire APFsh connected to the grid and load at PCC; (b) Relation between Actual 
VSI rating (Svsi-h), Rsh and Ish; (c) Corresponding loss of inverter; (d) Design parameters selection 
procedure/algorithm for APF
  
sh 
26 
 
 
(a) 
 
(b) 
 
(c) 
Fig 5 - (a) Selection of h to maintain THDIs within IEEE standard ; (b) Relation between fswmax and Lsh 
for the variation of m and Ishmax; (c) Relation between Ishmax and Lsh
  
 for the variation of m and h. 
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(a) 
  
(b) 
 
(c) 
Fig 6 - THDIs (%) for different values of m, obtained from simulation result for a system to 
compensate Ishmax
  
 = 10 to 20A using hysteresis band, h as a) 5%, b) 10% and c) 20% 
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(a)  
 
(b) 
Fig 7 - (a) Reduction of Ploss with the increase of  fswmax while the other parameters are constant; (b) 
Relation between z and S to calculate the Cdc
  
 for m = 1.8 and 2.0 
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a) 
 
b) 
 
c) 
Fig 8 - (a) One complete cycle of an APF in compensating mode, (b) the maximum switching 
frequencies, fswmax  and c) one of the minimum frequency, fswmin
 
 at close to 90 deg of 𝑣𝑝𝑐𝑐 
